|
Optimized high speed nRF24L01+ driver class documentation v1.5.0
TMRh20 2020 - Optimized fork of the nRF24L01+ driver
|
Loading...
Searching...
No Matches
|
Optimized high speed nRF24L01+ driver class documentation v1.5.0
TMRh20 2020 - Optimized fork of the nRF24L01+ driver
|
Go to the source code of this file.
Classes | |
| class | RF24 |
| Driver class for nRF24L01(+) 2.4GHz Wireless Transceiver. More... | |
Macros | |
| #define | NRF_CONFIG 0x00 |
| #define | EN_AA 0x01 |
| #define | EN_RXADDR 0x02 |
| #define | SETUP_AW 0x03 |
| #define | SETUP_RETR 0x04 |
| #define | RF_CH 0x05 |
| #define | RF_SETUP 0x06 |
| #define | NRF_STATUS 0x07 |
| #define | OBSERVE_TX 0x08 |
| #define | CD 0x09 |
| #define | RX_ADDR_P0 0x0A |
| #define | RX_ADDR_P1 0x0B |
| #define | RX_ADDR_P2 0x0C |
| #define | RX_ADDR_P3 0x0D |
| #define | RX_ADDR_P4 0x0E |
| #define | RX_ADDR_P5 0x0F |
| #define | TX_ADDR 0x10 |
| #define | RX_PW_P0 0x11 |
| #define | RX_PW_P1 0x12 |
| #define | RX_PW_P2 0x13 |
| #define | RX_PW_P3 0x14 |
| #define | RX_PW_P4 0x15 |
| #define | RX_PW_P5 0x16 |
| #define | FIFO_STATUS 0x17 |
| #define | DYNPD 0x1C |
| #define | FEATURE 0x1D |
| #define | MASK_RX_DR 6 |
| #define | MASK_TX_DS 5 |
| #define | MASK_MAX_RT 4 |
| #define | EN_CRC 3 |
| #define | CRCO 2 |
| #define | PWR_UP 1 |
| #define | PRIM_RX 0 |
| #define | ENAA_P5 5 |
| #define | ENAA_P4 4 |
| #define | ENAA_P3 3 |
| #define | ENAA_P2 2 |
| #define | ENAA_P1 1 |
| #define | ENAA_P0 0 |
| #define | ERX_P5 5 |
| #define | ERX_P4 4 |
| #define | ERX_P3 3 |
| #define | ERX_P2 2 |
| #define | ERX_P1 1 |
| #define | ERX_P0 0 |
| #define | AW 0 |
| #define | ARD 4 |
| #define | ARC 0 |
| #define | PLL_LOCK 4 |
| #define | CONT_WAVE 7 |
| #define | RF_DR 3 |
| #define | RF_PWR 6 |
| #define | RX_DR 6 |
| #define | TX_DS 5 |
| #define | MAX_RT 4 |
| #define | RX_P_NO 1 |
| #define | TX_FULL 0 |
| #define | PLOS_CNT 4 |
| #define | ARC_CNT 0 |
| #define | TX_REUSE 6 |
| #define | FIFO_FULL 5 |
| #define | TX_EMPTY 4 |
| #define | RX_FULL 1 |
| #define | RX_EMPTY 0 |
| #define | DPL_P5 5 |
| #define | DPL_P4 4 |
| #define | DPL_P3 3 |
| #define | DPL_P2 2 |
| #define | DPL_P1 1 |
| #define | DPL_P0 0 |
| #define | EN_DPL 2 |
| #define | EN_ACK_PAY 1 |
| #define | EN_DYN_ACK 0 |
| #define | R_REGISTER 0x00 |
| #define | W_REGISTER 0x20 |
| #define | REGISTER_MASK 0x1F |
| #define | ACTIVATE 0x50 |
| #define | R_RX_PL_WID 0x60 |
| #define | R_RX_PAYLOAD 0x61 |
| #define | W_TX_PAYLOAD 0xA0 |
| #define | W_ACK_PAYLOAD 0xA8 |
| #define | FLUSH_TX 0xE1 |
| #define | FLUSH_RX 0xE2 |
| #define | REUSE_TX_PL 0xE3 |
| #define | RF24_NOP 0xFF |
| #define | LNA_HCURR 0 |
| #define | RPD 0x09 |
| #define | W_TX_PAYLOAD_NO_ACK 0xB0 |
| #define | RF_DR_LOW 5 |
| #define | RF_DR_HIGH 3 |
| #define | RF_PWR_LOW 1 |
| #define | RF_PWR_HIGH 2 |
Enumerations | |
| enum | rf24_pa_dbm_e { RF24_PA_MIN = 0 , RF24_PA_LOW , RF24_PA_HIGH , RF24_PA_MAX , RF24_PA_ERROR } |
| enum | rf24_datarate_e { RF24_1MBPS = 0 , RF24_2MBPS , RF24_250KBPS } |
| enum | rf24_crclength_e { RF24_CRC_DISABLED = 0 , RF24_CRC_8 , RF24_CRC_16 } |
| enum | rf24_fifo_state_e { RF24_FIFO_OCCUPIED , RF24_FIFO_EMPTY , RF24_FIFO_FULL , RF24_FIFO_INVALID } |
| enum | rf24_irq_flags_e { RF24_IRQ_NONE = 0 , RF24_TX_DF = 1 << MASK_MAX_RT , RF24_TX_DS = 1 << TX_DS , RF24_RX_DR = 1 << RX_DR , RF24_IRQ_ALL = (1 << MASK_MAX_RT) | (1 << TX_DS) | (1 << RX_DR) } |
| An enumeration of constants used to configure Status flags. More... | |
1.13.2